Skip to content

Odrive 3.6 Schematic __top__ Site

Use a topology. Separate the Power Ground (PGND) from the Signal Ground (AGND/DGND), joining them at a single, quiet point. Thermal Dissipation Continuous high currents through the MOSFETs and shunts.

Each motor axis on the v3.6 is driven by a dedicated gate driver IC, the DRV8301 from Texas Instruments. This IC is a three-phase gate driver capable of driving a wide range of N-channel MOSFETs. The schematic reveals its key features: it integrates a buck converter to generate a 5V supply rail for logic components and includes current-sense amplifiers that interface directly with the low-side shunt resistors. odrive 3.6 schematic

Measure the voltage across the DRV8301 bootstrap capacitors (should be ~11-12V above the phase voltage). Check for gate-to-source shorts on the power FETs. Noise on differential analog traces. Ensure the RC filter network ( resistors and Use a topology

Need specific help with a repair or modification? Join the ODrive Discord or Forum, and always mention which revision of the schematic you are referencing. Each motor axis on the v3

A 8MHz crystal provides the base clock frequency for the MCU.

Unlike many commercial motor drivers, the ODrive v3.6 is an open-source hardware project. Its schematics, PCB layout files, and firmware are freely available. The primary repository for these design files is on GitHub ( ODriveHardware ). This commitment to openness has spurred innovation, enabled custom modifications, and fostered a large, collaborative community around the board.

The Odrive 3.6 is a highly versatile motor controller that supports a wide range of motor types, including brushless DC (BLDC), permanent magnet synchronous (PMSM), and asynchronous induction motors. The board is designed to operate at high currents and voltages, making it suitable for demanding applications such as robotics, CNC machines, and electric vehicles.